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Abstract 
Fingerprint recognition is one of the most popular methods used by Biometric identification systems for personnel 
identification. CORDIC algorithm provides wonderful solution to perform the math intensive operations at the cost of few 
components like adder, shifter, multiplexer...Etc. Such math intensive operations are required to perform during the image 
enhancement phase of finger print recognition process.  In this paper CORDIC based architecture is proposed to evaluate 
almost all the trigonometric functions. This is implemented using XILINX ISE 13.2. Performance of the architecture is 
analyzed  in terms of relative error.       
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1. Introduction 
Fingerprints are completely formed at about seven months of fetus development and finger ridge pattern do 
not change throughout the life of an individual except due to accidents. This property makes fingerprints a very 
attractive biometric identifier.The fingerprint is characterized by minutiae, which are points where a curve track 
finishes, intersect or branches off. Taking a Fingerprint at first we enhanced the quality of that image to make 
the image clearer for easy further operations, because the fingerprint images acquired from sensors or other 
media are not assured with perfect quality. Therefore it is mandate to enhance the raw finger print for 
increasing the contrast between ridges and furrows and for connecting the false broken points of ridges due to 
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insufficient amount of ink, are very useful for keep a higher accuracy to fingerprint recognition. Fast Fourier 
Transform and Gabor Filter are popular for fingerprint enhancement. FFT and Gabor are involves almost 
trigonometric evolutions. Proposed architecture in this paper contributes a CORDIC based module to the image 
enhancement part of AFIS (Automatic Fingerprint Identification System). This module can perform sin, cos, 
arctan, sinh, cosh, arcsinh, arctanh and ex functions. The CORDIC (Coordinate Rotation In Digital Computer) 
algorithm provides very smart solution to evolutes almost all the trigonometric functions with optimal usage of 
the hardware.      
2. Review of CORDIC Algorithm 
CORDIC is a trigonometric algorithm, which computes the trigonometric functions using vector rotations.    
Transformation of the coordinates after rotation is defined by the CORDIC as follows: 
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3. Implementation of CORDIC Algorithm  
Proposed Architecture in this paper is hardware efficient, see Fig 1.   Iteration controller manages the 
pseudo rotations and initialization of ii yx , and iz registers.  En_clk is used to freeze the registers and counters 
when en signal is active low.   
 Table 1. Operating modes of the proposed architecture 
S.No. as at mode Functions performed 
1. 0 0 Rotation sin and cos when  = 0; sinh,cosh otherwise 
2. 0 1 Vector arctan when  = 0; arctanh otherwise 
3. 
4. 
1 
1 
0 
1 
Vector  
N/A 
arcsin when = 0; arcsinh otherwise 
N/A 
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Counter generates the iteration sequence according to  and Arctan ROM provides either )2(tan 1 i or 
)2(tanh 1 i based on . Mux: M1 provides the initial values to be loaded into 0x according to the mode 
described in Table.1. Sign controller generates the signal di according to the mode decided by the control inputs 
as shown in Table.1. Signal di holds logic 1 when id   in equations (1, 2 and 3) has to be -1 and holds logic 0 
otherwise.  
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 1. Proposed CORDIC architecture  
4. Performance Analysis   
Performance of the architecture is measured in terms of the relative error. We define the error as the distance 
between the ideal value and the practical value divided by the ideal value: 
)4(.....)()(Re PCCORDICPC FunctionFunctionFunctionerrorlative  
Proposed architecture is implemented in Xilinx ISE 13.2 using Verilog HDL and simulated using ISIM. 
FPGA Simulation outputs are manually taken into MATLAB to compare with theoretical numeric values and 
to compute & plot the relative error in each case, see appendix. A.        
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Fig.  2. Relative error in the result of following calculations performed by the CORDIC architecture (a) sin ;  ;  (c)sin-1 (arg)   
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Fig.  3. Relative error in the result of following calculations performed by the CORDIC architecture (a) arctan(arg);  ;  (c)  
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Fig.  4. Relative error in the result of following calculations performed by the CORDIC architecture (a) arcsinh;  (b) arctanh;  (c) ex    
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5. Device Utilization Summery 
Architecture is implemented using Verilog HDL with XILINX ISE 13.2 software.  XC3s500e-4fg320 device 
XST. For RTL schematic of the implementation, see Fig.5.   
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Estimated device utilization summery generated by the XST tool is given in Table 2.   
Table 2. Resource utilization (estimated values for xc3s500e-4fg320 device) summery of the proposed architecture 
Resource Type Used Utilization 
Number of slices 207 4% 
Number of slice flip-flops 123 1% 
Number of LUTs 
Number of bonded IOBs 
386 
94 
4% 
40% 
 
As seen in section.4, performance of the architecture can be appreciated throughout the range specified by the 
algorithm. Proposed architecture can adopt the improved CORDIC techniques without major hardware 
modifications. In addition, latency can also be minimized by applying the pipelined technique to the proposed 
one. Therefore it can be concluded that, proposed CORDIC architecture based IPs can be adopted by the image 
enhancement module of the Automatic Finger print Identification System.  
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Appendix A.  
A.1. Sample of MATLAB code to generate relative error in sin and cos calculation by the proposed architecture 
 
 
 
 
 
 
 
 
 
A.2. Sample window of ISIM simulation showing the  sin and cos calculation by the proposed implementation 
 
